Lizard-Spock

"SystemVerilog: Constrained Random"

A minimal example of constrained random to constraining a 4 bit value to 0 to 11 when randomised.

module tb;

  class cr_example_t
    rand bit val;
    rand bit [3:0] sel;

    constrain c1 {
      sel < 12;
    }
  endclass

  cr_example_t cr_example = new;

  initial begin :test_program
    cr_example.randomise();
    $display(cr_example.val);
    $display(cr_example.sel);

    $finish;
  end

endmodule

Other articles

Tasks Using Absolute Delays

Published: Fri 02 July 2010
By morganp

In Engineering.

tags: Verification Verilog SystemVerilog

As previously mentioned SystemVerilog introduced abolute delays in the form of #1s;, #1ms, #1us, #1ns. Using these as values passed …
read more